The authors demonstrate a silicon-based single-electron transistor ͑SET͒ in the few-electron regime. Our structure is similar to a metal-oxide-semiconductor field-effect transistor. The substrate, however, is undoped and could be isotope enriched so that any nonuniformity and spin decoherence due to impurity and nuclear spins can be minimized. A bilayer-gated configuration provides flexibility in manipulating single electrons. The stability chart measured at 4.2 K shows diamondlike domains with a charging energy of 18 meV, indicating a quantum dot of 20 nm in diameter. The benefits of using this enhancement-mode SET in silicon and its potential application for scalable quantum computing are discussed. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2337273͔
A number of physical implementations for qubits have been proposed and investigated as the bases for quantum computing. 1 Solid state implementations have potential for scaling, an important criterion for practical applications, and therefore they are attracting much attention. In particular, the two Zeeman states of an electron spin in a quantum dot ͑QD͒ offer a promising candidate 2 as a qubit, and lateral arrays of quantum dots provide an opportunity for scaling up to large numbers of qubits and quantum gates. A single electron confined in 28 Si QDs is expected to have a spin coherence time many orders of magnitude longer than that in, e.g., GaAs, due to the zero nuclear spin in 28 Si. 3 In addition, lateral quantum dots in silicon have the advantage of being easily incorporated into existing large-scale integrated circuits. In contrast to placing donors in silicon, 4 quantum dots promise controllable physical parameters. Nonetheless, there remain considerable challenges in fabricating quantum dots in silicon.
Since the first observation of Coulomb blockade tunneling in silicon, 5 experimental efforts have focused on depletion-mode field-effect transistor ͑FET͒ scheme, which use silicon-on-insulator 6 ͑SOI͒ wafers and Si/ SiGe quantum well structures. [7] [8] [9] In these approaches, the sample contains a two-dimensional ͑2D͒ electron gas from donors in the system prior to nanofabrication. Surface Schottky gates or inplane side gates are used to define QDs and to deplete electrons in QDs from many down to 1. Although this depletionmode approach has been applied in GaAs single-electron transistors ͑SETs͒, 10 fabrication of silicon-based SETs still suffer from problems that arise from material deficiency. For example, gate leakage current due to dislocations in Si/ SiGe quantum wells frequently disrupts the single electron transport. In the SOI approach, the defects at the silicon-buried oxide interface cause strong localization of electrons and result in a noisy environment.
In this letter, we report an experimental demonstration of metal-oxide-semiconductor SET ͑MOS-SET͒ using pure silicon substrates with two layers of metal gates. Our ultimate objective is to confine single electrons in an environment with a minimal concentration of impurities. In order to define precisely the location of a single spin and to consistently control the shape of the confinement potential by gating, the sample system should be free of random potential variations resulting from ionized impurities. An impurity-free environment will also reduce telegraph noise and spin decoherence via hyperfine interaction with impurity nuclear spins. To achieve this goal, high purity silicon wafers could be used. Because of the nonconducting initial state of our devices, we employ a bilayer-gated configuration to fabricate MOSSETs. As illustrated in Figs. 1͑a͒ and 1͑b͒, the top gate, which laterally overlaps with the Ohmic contact regions, induces 2D electrons at the silicon-thermal oxide interface and the device behaves as an enhancement-mode FET. 11 In addition, multiple side gates, which are located below the top gate and above the thermal oxide, are used to deplete electrons below. Proper biasing of these gates defines the potential profile ͓as shown in Fig. 1͑c͔͒ of a SET, which inlcudes source and drain leads, two tunneling barriers, and a quantum dot in between. This bilayer design offers flexibility in device layout and allows independent control over the 2D electron density, the tunneling conductance, and the electron population in the quantum dot.
Applying our design concept, we have fabricated MOS-SETs that show no measurable gate leakage current ͑Ͻ10 fA͒ and display single electron tunneling phenomena. We used substrates that were p doped to approximately 10 15 /cmOhmic contact patterns are long leads extending from 3-m-wide lines in the immediate SET device area to the 250 m square bonding pads. A subsequent annealing for implant activation is carried out concurrently with the growth of thermal oxide. We choose to grow the thermal oxide at 1000°C for 20 min in dry oxygen environment. This oxidation recipe results in a thermal oxide thickness of 27 nm and a sheet resistance of 63 ⍀ / ᮀ in the patterned, implanted region. Then the SET side gates are defined by electron-beam lithography, followed by metal evaporation ͑aluminum and gold͒ and lift-off. Using a bilayer poly͑m-ethyl methacrylate͒ in the electron-beam lithography process, we are typically able to fabricate 70-nm-wide metal gates. Figure 1͑b͒ shows the micrograph of one such example.
Finally the top gate is defined by photolithography using negative tone resist on the top of the second layer of gate dielectric. We have tried different gate dielectrics, and the data presented here are from a device with 1-m-thick spin-on polymer, Benzocyclobutene ͑BCB͒.
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These MOS-SETs are characterized at 4.2 K. While the source-drain, side gates, and the top gate are dc biased by digital-analog converters, the source-drain conductance is measured by an ac technique using a 37 Hz, 0.1-1 mV excitation voltage. The drain-source current is fed into a transimpedance amplifier with a gain of 100 M⍀ followed by a lock-in amplifier. We first sweep the top-gate voltage ͑V G 1 ͒ and monitor G 34 ͓the conductance between Ohmic contacts 3 and 4 shown in Fig. 1͑a͔͒ , and we find that the onset of strong inversion occurs at V G 1 = 44 V. In contrast, we find that G 21 = 0 for V G 1 Ͻ 48 V, which is due to the depletion region caused by the four side gates. Coulomb blockade oscillations dominate the G 21 vs V G 1 characteristics for 50 V ഛ V G 1 ഛ 55 V. Figure 1͑e͒ shows an example of Coulomb blockade oscillations where G 21 versus the top-gate voltage is measured at V A = V B = V C = V D = 0 V and V 21 =8 mV ͑source-drain dc bias͒. The inset shows the reproducibility of the up and down traces, suggesting that the device is stable. Figure 1͑f͒ presents another example in which the top-gate voltage is fixed and G 21 is measured against the sweeping side-gate voltage.
We estimate that there are at most a few electrons under the measurement conditions used here. Based on the capacitive coupling between the top gate and the Si/ SiO 2 interface, we calculated that the induced 2D electron concentration is 1.4ϫ 10 10 V −1 cm −2 . The top-gate threshold voltage is 44 V, indicating that at V G 1 = 54.25 V ͓the bias used in data shown in Fig. 2͑a͔͒ there is only one electron per 26ϫ 26 nm 2 area, which is on the same order as the size of the QD confinement. This estimate is also supported by the large charging energy as discussed below. Figure 2͑a͒ displays the stability chart of a SET, i.e., the contour plot of the drain-source conductance G 21 versus the dc component of the drain-source bias ͑V 21 ͒ and side-gate Fig. 1͑d͒ , which consists of a source ͑1͒, a drain ͑2͒, a QD, a top gate ͑G 1 ͒, and a side gate ͑G 2 ͒. There is capacitive coupling between the QD and the other electrodes, including the source ͑C 1 ͒, the drain ͑C 2 ͒, the top gate ͑C G 1 ͒, and the side gates ͑C G 2 ͒. To allow for tunneling conductance, two conductors connect the QD to the source ͑R 1 ͒ and the drain ͑R 2 ͒, accompanied by capacitors C 1 and C 2 .
Applying the "orthodox" theory to the data shown in Fig. 2 , the half height of the diamond ͑⌬V 21 = e / C ⌺ ͒ is a measure of the charging energy E c ͑=e 2 / C ⌺ ͒, where
A charging energy of 18 meV is observed. The half height, the full width, and the two slopes defining the observed diamond also uniquely determine the respective capacitances: C 1 = 4.3 aF, C 2 = 3.4 aF, C G 1 = 0.08 aF, and C G 2 = 1.3 aF. If we model the quantum dot as a disk with a diameter d, the resulting capacitance of our silicon quantum dot suggests an effective diameter of about 20 nm. Here, we use C ⌺ =4d and = 11.9 for the dielectric constant of silicon. A 20-nm-diameter circle is shown in Fig.  1͑b͒ . The QD that results from electrostatic confinement can be further downsized by using a thinner thermal oxide, narrower side gates, and smaller gaps between side gates. For qubit applications, a large energy level spacing is preferred because it decreases the mixing of orbital states by spin-orbit coupling, and consequently it reduces spin dephasing. 13 If we approximate the QD potential by a 2D harmonic oscillator, with a ground state wave function spread of 20 nm, the level spacing is ϳ7.8 meV. Compared to GaAs SETs, this energy spacing is large, despite a larger electron mass in silicon ͑0.19m 0 vs 0.067m 0 ͒. Note that the spin-orbit coupling in silicon is three orders of magnitude smaller.
14 In other words, any spin dephasing mechanism via spin-orbit coupling 15 is three orders weaker in pure silicon, leading to a much longer spin lifetime.
In conclusion, we have demonstrated experimentally a silicon single-electron transistor with only a few electrons in the quantum dot. Our fabrication does not have the problems seen in other approaches, 6-9 such as gate leakage or severe disorder in the environment. The key features of this design include ͑1͒ the use of undoped substrates for removing impurity disorder and ͑2͒ MOSFET-like structures where electrons residing at the silicon-thermal oxide interface are induced and manipulated by two layers of gates. We demonstrate that the top gate and the nanofabricated side gates can be properly biased to create a single-electron transistor with a large charging energy. Because the two-layered gates control the single electron population and the tunneling barriers independently, this approach provides flexibility in regulating the number of electrons in the quantum dot. Future improvements could include using a lower background impurity concentration ͑e.g., Ͻ10
12 /cm 3 ͒ and a more refined thermal oxide growth technique to reduce further the electron traps in the system. Ultimately 28 Si enriched substrates could be used to minimize dephasing by nuclear spins. The top gate and the side gates can be nanoscaled so that the patterned electrons at the two-dimensional interface can form one-dimensional quantum wires or zero-dimensional quantum dots. This work suggests that using the bilayer-gating scheme on undoped silicon or on any quantum well heterosystems one can produce low dimensional electron systems of the highest quality. 15 This work is supported in part by the Laboratory for Physical Sciences and the Office of Naval Research. The authors acknowledge Bruce Kane, Kevin Eng, Kenton Brown, Luyan Sun, and Yuli Lyanda-Geller for insightful discussions and technical help. The authors are grateful to the Laboratory for Physical Sciences for the use of their fabrication facilities.
